EngineersGarage

  • Engineers Garage Main Site
  • Visit our active EE Forums
    • EDABoard.com
    • Electro-Tech-Online
  • Projects & Tutorials
    • Circuits
    • Electronic Projects
    • Tutorials
    • Components
  • Digi-Key Store
    • Cables, Wires
    • Connectors, Interconnect
    • Discrete
    • Electromechanical
    • Embedded Computers
    • Enclosures, Hardware, Office
    • Integrated Circuits (ICs)
    • Isolators
    • LED/Optoelectronics
    • Passive
    • Power, Circuit Protection
    • Programmers
    • RF, Wireless
    • Semiconductors
    • Sensors, Transducers
    • Test Products
    • Tools
  • Advertise
You are here: Home / Topics / Verilog or VHDL code about MAC protocols

Verilog or VHDL code about MAC protocols

|

Projects › Projects › Verilog or VHDL code about MAC protocols

  • This topic has 3 replies, 3 voices, and was last updated 13 years, 1 month ago by Laanbi.
Viewing 4 posts - 1 through 4 (of 4 total)
  • Author
    Posts
  • January 25, 2012 at 12:03 pm #1717
    ramana
    Participant

    hi

    i am trying to learn xilinx S/w and FPGA s/w and i am trying to do veilog coding on MAC protocols for energy efficiency. plz help me in this

    January 25, 2012 at 2:00 pm #7074
    ANKIT Dhingra
    Participant

    Plz specify what exactly do u wish to know ?

    February 3, 2012 at 8:47 am #7106
    ramana
    Participant

    hi,

    i knew about Xilinx software and now i have to write the code for anyone of  MAC protocol applications.

    After reading, i got to know about MAC protocol is complex project but whatever it may be i have try atleast good code on anyone of that so  give me hints hoe to start the code. Here, i am in thinking about T-MAC, S-MAC, SMACS protocols to define anyone of these.

    In T-MAC, early sleeping problem.

    In S-MAC, overhearing and high message latency in broadcast.

    In SMACS, low bandwidth utilization.

     

    Out of these, which is somewhat good for me to define becasue i know the basics of verilog and am learning about the synthesizing programs in Verilog.

     

    Let me know the solution…….

     

    thanks,

    ramana

    February 1, 2013 at 7:45 pm #9087
    Laanbi
    Participant

    I am implementing the same thing. Can you please share what solution did you find for this? It would be very usefull.

     

  • Author
    Posts
Viewing 4 posts - 1 through 4 (of 4 total)
  • You must be logged in to reply to this topic.
Log In

RSS Recent Posts

  • Project boxes March 13, 2026
  • Arduino standalone minimal March 13, 2026
  • Very Curious Issue With DS3231 RTC Clock March 13, 2026
  • Phone to op amp circuit? March 13, 2026
  • energising a solenoid March 12, 2026

Stay Up To Date

Newsletter Signup
EngineersGarage

Copyright © 2026 WTWH Media LLC. All Rights Reserved. The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media
Privacy Policy | Advertising | About Us

Search Engineers Garage

  • Engineers Garage Main Site
  • Visit our active EE Forums
    • EDABoard.com
    • Electro-Tech-Online
  • Projects & Tutorials
    • Circuits
    • Electronic Projects
    • Tutorials
    • Components
  • Digi-Key Store
    • Cables, Wires
    • Connectors, Interconnect
    • Discrete
    • Electromechanical
    • Embedded Computers
    • Enclosures, Hardware, Office
    • Integrated Circuits (ICs)
    • Isolators
    • LED/Optoelectronics
    • Passive
    • Power, Circuit Protection
    • Programmers
    • RF, Wireless
    • Semiconductors
    • Sensors, Transducers
    • Test Products
    • Tools
  • Advertise